商品情報にスキップ
1 1

A Highly Reliable Digital Current Control using an Adaptive Sampling Method

A Highly Reliable Digital Current Control using an Adaptive Sampling Method

通常価格 ¥770 JPY
通常価格 セール価格 ¥770 JPY
セール 売り切れ
税込

カテゴリ: 論文誌(論文単位)

グループ名: 【D】産業応用部門(英文)

発行日: 2014/07/01

タイトル(英語): A Highly Reliable Digital Current Control using an Adaptive Sampling Method

著者名: Aromhack Saysanasongkham (Graduate School of System Design, Tokyo Metropolitan University), Masayuki Arai (College of Industrial Technology, Nihon University), Satoshi Fukumoto (Faculty of System Design & Graduate school of System Design, Tokyo Metropolit

著者名(英語): Aromhack Saysanasongkham (Graduate School of System Design, Tokyo Metropolitan University), Masayuki Arai (College of Industrial Technology, Nihon University), Satoshi Fukumoto (Faculty of System Design & Graduate school of System Design, Tokyo Metropolitan University), Shun Takeuchi (School of Science and Engineering, Tokyo Metropolitan University), Keiji Wada (School of Science and Engineering, Tokyo Metropolitan University)

キーワード: digital current control,PWM control,sampling method,reliability,sawtooth carrier waveform

要約(英語): A sampling algorithm to immunize digital control power converters with triangular carrier waveforms against switching noise is introduced. Many converter circuits employ a sawtooth carrier waveform; however, no optimal sampling method has been presented that avoids switching noise. As demonstrated by the experiments conducted in this research, there are cases where converter circuits are not correctly controlled and sample values are affected by switching noise via current sensors or AD converters. As a result, the output is unstable and inaccurate thus reducing the reliability of the converter.  This paper proposes an adaptive sampling method for a digital control current-mode power converter circuit on an FPGA (Field Programmable Gate Array) with the PWM (Pulse Width Modulator) sawtooth carrier waveform. To avoid noise overshoot and undershoot during the MOSFET's switching process, the sampling timing of the AD converter is adaptively tuned according to the duty ratio of each switching cycle. We further introduce a random phase noise generator, to conduct simulations as realistic as practical experiments. We also present simulation and experimental results of the proposed methodology illustrating cases of successful noise avoidance. Thus, we verify that the proposed sampling method improves the reliability of power converter circuits.

本誌: IEEJ Journal of Industry Applications Vol.3 No.4 (2014) Special Issue on Power Electronics

本誌掲載ページ: 296-303 p

原稿種別: 論文/英語

電子版へのリンク: https://www.jstage.jst.go.jp/article/ieejjia/3/4/3_296/_article/-char/ja/

販売タイプ
書籍サイズ
ページ数
詳細を表示する