商品情報にスキップ
1 1

Feasible Evaluations of Coupled Multilayered Chip Inductor for POL Converters

Feasible Evaluations of Coupled Multilayered Chip Inductor for POL Converters

通常価格 ¥770 JPY
通常価格 セール価格 ¥770 JPY
セール 売り切れ
税込

カテゴリ: 論文誌(論文単位)

グループ名: 【D】産業応用部門(英文)

発行日: 2015/05/01

タイトル(英語): Feasible Evaluations of Coupled Multilayered Chip Inductor for POL Converters

著者名: Jun Imaoka (Shimane University), Shota Kimura (Shimane University), Yuki Itoh (Shimane University), Wilmar Martinez (Shimane University), Masayoshi Yamamoto (Shimane University), Michiaki Suzuki (TAIYO YUDEN CO., LTD), Kenji Kawano (TAIYO YUDEN CO., LTD)

著者名(英語): Jun Imaoka (Shimane University), Shota Kimura (Shimane University), Yuki Itoh (Shimane University), Wilmar Martinez (Shimane University), Masayoshi Yamamoto (Shimane University), Michiaki Suzuki (TAIYO YUDEN CO., LTD), Kenji Kawano (TAIYO YUDEN CO., LTD)

キーワード: multilayered chip inductor,coupled inductor,POL converter,interleaved converter,GaN FETs,DC superposition characteristics

要約(英語): Point of load (POL) converters require a small size and high-efficiency performance for IT industrial applications. In addition, the interleaved technique, magnetic integration, and application of GaN FETs are well known as good approaches to satisfy these demands in the power converters. Although coupled inductors for POL converters have been proposed in several studies, a coupled multilayered chip inductor has not been examined because of the difficulty of its construction. In this paper, a novel coupled multilayered chip inductor for interleaved POL converters is proposed. This novel coupled inductor has a pair of windings with inverse coupling in the magnetic core. Further, the magnetic material of the coupled inductor is an Fe-based metal composite powder (Fe-Si-Cr). Additionally, an Fe-based powder in the magnetic core has been processed with electrical insulation by a highly crystallized oxide nanolayer in order to reduce the eddy-current losses. Finally, the high efficiency performance of the coupled multilayered chip inductor is evaluated by prototypes of interleaved buck converters using normally off-type GaN FETs with a switching frequency of 1MHz.

本誌: IEEJ Journal of Industry Applications Vol.4 No.3 (2015) Special Issue on “IPEC-Hiroshima”

本誌掲載ページ: 126-135 p

原稿種別: 論文/英語

電子版へのリンク: https://www.jstage.jst.go.jp/article/ieejjia/4/3/4_126/_article/-char/ja/

販売タイプ
書籍サイズ
ページ数
詳細を表示する