商品情報にスキップ
1 1

Development of Solid-state Transformer for 6.6-kV Single-phase Grid with Automatically Balanced Capacitor Voltage

Development of Solid-state Transformer for 6.6-kV Single-phase Grid with Automatically Balanced Capacitor Voltage

通常価格 ¥770 JPY
通常価格 セール価格 ¥770 JPY
セール 売り切れ
税込

カテゴリ: 論文誌(論文単位)

グループ名: 【D】産業応用部門(英文)

発行日: 2019/09/01

タイトル(英語): Development of Solid-state Transformer for 6.6-kV Single-phase Grid with Automatically Balanced Capacitor Voltage

著者名: Jun-ichi Itoh (Nagaoka University of Technology), Kazuki Aoyagi (Nagaoka University of Technology), Keisuke Kusaka (Nagaoka University of Technology), Masakazu Adachi (Nagaoka University of Technology)

著者名(英語): Jun-ichi Itoh (Nagaoka University of Technology), Kazuki Aoyagi (Nagaoka University of Technology), Keisuke Kusaka (Nagaoka University of Technology), Masakazu Adachi (Nagaoka University of Technology)

キーワード: solid-state transformer,power factor correction converter,resonant DC-DC converter,high-frequency transformer

要約(英語): This paper proposes a solid-state transformer (SST) for a 6.6-kV single-phase grid using multiple cells, which have a power factor correction stage and an isolated DC-DC converter. In the SST, the capacitor voltage of each cell is automatically balanced on the primary side owing to the use of a resonant DC-DC converter. The main focus of this study involves calculating the fundamental loss of the proposed topology assuming a 6.6-kV single-phase grid. The calculations show that the maximum efficiency of the full model of the SST reaches 99%. The scaled model with an input voltage of 1320V, which is 1/5th that of the full model, is tested to confirm the calculation of the power loss and the fundamental operation. The results confirms that the input current is sinusoidal and the total harmonic distortion is 4.3%. Moreover, the automatic capacitor voltage balancing capability is tested. The capacitor voltage on each cell is automatically balanced without any control. Further, the bidirectional operation is verified. Finally, the power loss of the proposed topology is separated into values for each conversion part. The power loss shows good agreement with the calculation with an error of less than 5%.

本誌: IEEJ Journal of Industry Applications Vol.8 No.5 (2019)

本誌掲載ページ: 795-802 p

原稿種別: 論文/英語

電子版へのリンク: https://www.jstage.jst.go.jp/article/ieejjia/8/5/8_795/_article/-char/ja/

販売タイプ
書籍サイズ
ページ数
詳細を表示する